Design and implementation of a digital system of elementary function computation on FPGA device
The integrated Add-Table lookup-Add (iATA) is a memory efficient algorithm for computing elementary functions. In the iATA method, an elementary function is implemented in tables and the outputs of the tables are then summed to obtain the value of the function. Xilinx 7-Series FPGA is used to implem...
Saved in:
主要作者: | |
---|---|
其他作者: | |
格式: | Final Year Project |
語言: | English |
出版: |
2012
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/49575 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|