Tools and algorithms for high-level algorithm mapping to FPGA
Field Programmable Gate Array (FPGA) provides the ability to use, and re-use, hardware with minimal re-development time. This has made the FPGA market more and more competitive. With the appropriate coding style, optimization techniques and design flow, embedded designers can get efficient results,...
Saved in:
Main Author: | Sunita Chandrasekaran. |
---|---|
Other Authors: | Douglas Leslie Maskell |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/49980 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
FPGA implementation of Kahan summation algorithm
by: Darshni, R
Published: (2018) -
Automation and optimization of a CUDA to FPGA high level synthesis tool
by: Tan, Nguyen Quoc Duy
Published: (2015) -
Architecture and application-aware management of complexity of mapping multiplication to FPGA DSP blocks in high level synthesis
by: Sinha, Sharad, et al.
Published: (2014) -
FPGA implementation of turbo decoders with various decoding algorithms
by: Lu, Shanguo.
Published: (2008) -
System-level methods for power and energy efficiency of FPGA-based embedded systems
by: Czapski, PaweŁ Piotr
Published: (2010)