A compressor based 16-bit binary-to-residue converter for low power applications
With the growing demand for low-power, high-speed electronic devices it has become vital to ensure that all arithmetic modules used in the digital system are power, speed and area-efficient. Arithmetic operations such as addition, multiplication etc. are increasingly using the residue number system...
Saved in:
Main Author: | Vasuma, Narayana |
---|---|
Other Authors: | Lau Kim Teen |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/55313 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Low power 16-bit multiplier design
by: Heng, Zeng An
Published: (2015) -
16-bit low power CMOS multiplier IC design
by: Hu, Hang
Published: (2020) -
16-bit low-power CMOS multiplier IC design
by: Wang, Jun
Published: (2022) -
Design a 16-bit Low power multiplier
by: Gu, Bin
Published: (2018) -
16-bit low power digital FIR filter IC design
by: Hu, Mengqi
Published: (2023)