A compressor based 16-bit binary-to-residue converter for low power applications
With the growing demand for low-power, high-speed electronic devices it has become vital to ensure that all arithmetic modules used in the digital system are power, speed and area-efficient. Arithmetic operations such as addition, multiplication etc. are increasingly using the residue number system...
Saved in:
主要作者: | Vasuma, Narayana |
---|---|
其他作者: | Lau Kim Teen |
格式: | Theses and Dissertations |
語言: | English |
出版: |
2014
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/55313 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Nanyang Technological University |
語言: | English |
相似書籍
-
Low power 16-bit multiplier design
由: Heng, Zeng An
出版: (2015) -
16-bit low power CMOS multiplier IC design
由: Hu, Hang
出版: (2020) -
16-bit low-power CMOS multiplier IC design
由: Wang, Jun
出版: (2022) -
Design a 16-bit Low power multiplier
由: Gu, Bin
出版: (2018) -
16-bit low power digital FIR filter IC design
由: Hu, Mengqi
出版: (2023)