Design of minimum energy driven ultra-low voltage SRAMs and D flip-flop
The aggressive CMOS technology shrinking driven by cost reduction, performance improvement and power minimization enables integration of billions of transistors onto a single chip. State-of-the-art System-on-Chips (SoCs) incorporate more cores, larger capacity caches and more application-specific ha...
Saved in:
| 主要作者: | |
|---|---|
| 其他作者: | |
| 格式: | Theses and Dissertations |
| 出版: |
2015
|
| 主題: | |
| 在線閱讀: | https://hdl.handle.net/10356/65355 |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|