Floorplanning, power & area optimization for network-on-chip
Multi-core System-on-Chips (SoCs) are a promising research area due to their improved speed (due to parallel processing) and possible higher energy-efficiency. Designing an SoC, realized by Network-on-Chip (NoC) is a promising research area applicable to many applications. The basic premises for NoC...
Saved in:
主要作者: | Liauw, Javier Wei Sheng |
---|---|
其他作者: | Gwee Bah Hwee |
格式: | Final Year Project |
語言: | English |
出版: |
2016
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/67985 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Nanyang Technological University |
語言: | English |
相似書籍
-
A novel low-waveguide-crossing floorplan for fat tree based optical networks-on-chip
由: Wang, Zhehui, et al.
出版: (2013) -
Implementation of a parallel genetic algorithm for floorplan optimization on IBM SP2
由: Foo, Han Yang, et al.
出版: (2014) -
CAD floorplan for Architect Ernesto Santa Maria
由: Cabote, Joselito, et al.
出版: (1988) -
B*-tree based variability-aware floorplanning
由: Zhang, W., et al.
出版: (2014) -
Semantic map for indoor positioning system (floorplan enhancement with semantic SLAM)
由: Lim, Han Quan
出版: (2021)