Robust phase locked loop for grid synchronization of distributed power generation systems
This report studies the robustness of a single phase second order generalized integrator (SOGI) type of Phase Locked Loop (PLL) through simulation using Matlab and Simulink. Suggestions were made to reject dc offset due to quantization and also improve the harmonic rejection ability of SOGI-PLL by u...
Saved in:
主要作者: | Lee, Beng Chuan |
---|---|
其他作者: | Tang Yi |
格式: | Final Year Project |
語言: | English |
出版: |
2016
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/68277 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
A Phase Lead-Lag Synchronous Reference Frame Phase-locked loop for Grid Synchronization of a Single-Phase Inverter
由: Chuttchaval Jeraputra, et al.
出版: (2022) -
A Phase Lead-Lag Synchronous Reference Frame Phase-locked loop for Grid Synchronization of a Single-Phase Inverter
由: Jeraputra C.
出版: (2023) -
Low voltage phase-locked loop
由: Lee, Guan Boon.
出版: (2008) -
Ultra low power cmos phase-locked loop frequency synthesizers
由: Vamshi Krishna Manthena
出版: (2012) -
Mm-wave CMOS phase-locked loops
由: Yi, Xiang
出版: (2014)