Development of automatic polishing for failure analysis of large microchips

Microelectronics failure analysis is important in determining the root causes of failure found in defective semiconductor packages. The true objective is to understand why the device fails, in an effort to implement corrective actions so as to ensure the functionality and reliability of such microel...

Full description

Saved in:
Bibliographic Details
Main Author: Lee, Gerald Wei Hui
Other Authors: Gan Chee Lip
Format: Final Year Project
Language:English
Published: 2016
Subjects:
Online Access:http://hdl.handle.net/10356/68502
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-68502
record_format dspace
spelling sg-ntu-dr.10356-685022023-03-04T15:37:00Z Development of automatic polishing for failure analysis of large microchips Lee, Gerald Wei Hui Gan Chee Lip School of Materials Science and Engineering DRNTU::Engineering Microelectronics failure analysis is important in determining the root causes of failure found in defective semiconductor packages. The true objective is to understand why the device fails, in an effort to implement corrective actions so as to ensure the functionality and reliability of such microelectronics system. Initial phase of failure analysis attempts to identify the type of failure faults through the use of electrical testing such as stressing or probing. Additionally, further physical analysis using various techniques such as scanning optical microscopy and x-ray imaging can be performed to localize the failure sites at the micrometer level. Regardless of whichever imaging techniques used, it is necessary for the IC chip package to undergo decapsulation process for easy access to the chips as well as exposing the die for subsequent polishing processes. Polishing is one of the methods used to delayer the thin metal films and dielectric materials in order to reveal the active components underlying beneath. In reality, current mechanical polishing of samples will typically result in a phenomenon known as corner rounding which is undesirable due to the loss of information at the edges. Thus, there is a need to better improve the mechanical polishing technique so as to reduce or possibly eliminate corner rounding effect. In this project, we attempt to explore how the different factors such as the pressure applied, accompanying with different curvature and diameter of the single head polishing tools can collectively affect the degree of corner rounding. Dependence on the frame surrounding the die has also been observed to influence the polishing mechanism significantly. These different parameters are thoroughly studied with the intention to better understand and improve the current mechanical polishing technique. Bachelor of Engineering (Materials Engineering) 2016-05-26T05:19:21Z 2016-05-26T05:19:21Z 2016 Final Year Project (FYP) http://hdl.handle.net/10356/68502 en Nanyang Technological University 63 p. application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic DRNTU::Engineering
spellingShingle DRNTU::Engineering
Lee, Gerald Wei Hui
Development of automatic polishing for failure analysis of large microchips
description Microelectronics failure analysis is important in determining the root causes of failure found in defective semiconductor packages. The true objective is to understand why the device fails, in an effort to implement corrective actions so as to ensure the functionality and reliability of such microelectronics system. Initial phase of failure analysis attempts to identify the type of failure faults through the use of electrical testing such as stressing or probing. Additionally, further physical analysis using various techniques such as scanning optical microscopy and x-ray imaging can be performed to localize the failure sites at the micrometer level. Regardless of whichever imaging techniques used, it is necessary for the IC chip package to undergo decapsulation process for easy access to the chips as well as exposing the die for subsequent polishing processes. Polishing is one of the methods used to delayer the thin metal films and dielectric materials in order to reveal the active components underlying beneath. In reality, current mechanical polishing of samples will typically result in a phenomenon known as corner rounding which is undesirable due to the loss of information at the edges. Thus, there is a need to better improve the mechanical polishing technique so as to reduce or possibly eliminate corner rounding effect. In this project, we attempt to explore how the different factors such as the pressure applied, accompanying with different curvature and diameter of the single head polishing tools can collectively affect the degree of corner rounding. Dependence on the frame surrounding the die has also been observed to influence the polishing mechanism significantly. These different parameters are thoroughly studied with the intention to better understand and improve the current mechanical polishing technique.
author2 Gan Chee Lip
author_facet Gan Chee Lip
Lee, Gerald Wei Hui
format Final Year Project
author Lee, Gerald Wei Hui
author_sort Lee, Gerald Wei Hui
title Development of automatic polishing for failure analysis of large microchips
title_short Development of automatic polishing for failure analysis of large microchips
title_full Development of automatic polishing for failure analysis of large microchips
title_fullStr Development of automatic polishing for failure analysis of large microchips
title_full_unstemmed Development of automatic polishing for failure analysis of large microchips
title_sort development of automatic polishing for failure analysis of large microchips
publishDate 2016
url http://hdl.handle.net/10356/68502
_version_ 1759854555256848384