Correlation analysis of power consumption by ATPG test with library data of a DDR memory controller design
Toggle rate of the logic and memories during test is much higher than in function application. High toggle rate is desired to achieve test coverage faster and hence to have shorter test time. The flip side is that power consumption during test become higher, leading to IR drop and hence false fails....
Saved in:
Main Author: | Wang, Yunlong |
---|---|
Other Authors: | Lim Meng Hiot |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/73145 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of time-predictable architecture and DDR memory bank allocation for COTS multi-cores
by: Vasudevan, Sriram
Published: (2020) -
A 1.2-V 1.5-Gb/s 72-Mb DDR3 SRAM
by: Cho, Uk Rae, et al.
Published: (2010) -
Embedded circuit design, control, and testing for sensor power supply
by: Tan, Xiang Lin
Published: (2023) -
Low power logic-in-memory circuit design
by: Teo, Darren
Published: (2017) -
Low power logic-in-memory circuit design
by: Chong, Yong Quan
Published: (2017)