Correlation analysis of power consumption by ATPG test with library data of a DDR memory controller design
Toggle rate of the logic and memories during test is much higher than in function application. High toggle rate is desired to achieve test coverage faster and hence to have shorter test time. The flip side is that power consumption during test become higher, leading to IR drop and hence false fails....
محفوظ في:
| المؤلف الرئيسي: | |
|---|---|
| مؤلفون آخرون: | |
| التنسيق: | Theses and Dissertations |
| اللغة: | English |
| منشور في: |
2018
|
| الموضوعات: | |
| الوصول للمادة أونلاين: | http://hdl.handle.net/10356/73145 |
| الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|