Co-optimization of algorithm and hardware for energy and area efficient binary neural network
The main purpose of this project is to reduce the energy consumption of Neural Networks through a co-optimization of both the algorithm of a neural network and hardware development of the chip to run the neural networks on. The development of the chip aims to reduce energy consumption through the co...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Final Year Project |
| Language: | English |
| Published: |
2018
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/76302 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Nanyang Technological University |
| Language: | English |
| Summary: | The main purpose of this project is to reduce the energy consumption of Neural Networks through a co-optimization of both the algorithm of a neural network and hardware development of the chip to run the neural networks on. The development of the chip aims to reduce energy consumption through the constraining of certain parameters. On the algorithm, by constraining to -1 and +1, it is estimated that power consumption can be improved by 32x.
The project is currently developed using Python using the Tensorflow and Keras Deep Learning Libraries.
At the end of the project, we hope to achieve a product that is able to run the neural networks with relative high accuracy, comparable to conventional ones trained on CPU/GPU infrastructure, on a chip with high energy reduction of 10x and above, and a size reduction. |
|---|