Co-optimization of algorithm and hardware for energy and area efficient binary neural network
The main purpose of this project is to reduce the energy consumption of Neural Networks through a co-optimization of both the algorithm of a neural network and hardware development of the chip to run the neural networks on. The development of the chip aims to reduce energy consumption through the co...
Saved in:
Main Author: | Ng, Samuel Ming Ern |
---|---|
Other Authors: | Kim Bongjin |
Format: | Final Year Project |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/76302 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Hardware and algorithm co-optimization for energy-efficient machine learning integrated circuits
by: Kim, Hyunjoon
Published: (2023) -
Evaluating and optimizing neural network models with neuromorphic capable and non-capable hardware
by: Cheong, Gordon Chin Loong
Published: (2021) -
Hardware-friendly neural network design and optimization for low power IOT applications
by: Wang, Yingfeng
Published: (2022) -
Training binary neural networks
by: Tham, Marcus Wei Jie
Published: (2022) -
Towards efficient convolutional neural network for embedded hardware via multi-dimensional pruning
by: Kong, Hao, et al.
Published: (2023)