Low voltage low power CMOS circuits for IoT applications

The internet of things (IoT) technology, growing at an unprecedented rate, has huge impact on our lives and the industries. The prevalence of IoT also hints severe security risk if any successful attack against the IoT device is launched. At the same time, IoT devices, being mostly battery powered,...

Full description

Saved in:
Bibliographic Details
Main Author: Liu, Yue
Other Authors: Lau Kim Teen
Format: Final Year Project
Language:English
Published: 2019
Subjects:
Online Access:http://hdl.handle.net/10356/77677
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-77677
record_format dspace
spelling sg-ntu-dr.10356-776772023-07-07T17:44:35Z Low voltage low power CMOS circuits for IoT applications Liu, Yue Lau Kim Teen School of Electrical and Electronic Engineering DRNTU::Engineering::Computer science and engineering::Hardware::Integrated circuits DRNTU::Engineering::Electrical and electronic engineering::Microelectronics DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits The internet of things (IoT) technology, growing at an unprecedented rate, has huge impact on our lives and the industries. The prevalence of IoT also hints severe security risk if any successful attack against the IoT device is launched. At the same time, IoT devices, being mostly battery powered, are designed to operate at low voltages and have extremely low power consumption to prolong its battery life. With the hardware constraints of IoT devices, computing power at each node is low, limiting the devices from having computation heavy security measures. Currently, IoT devices use non-volatile memory (NVM), such as Erasable Programmable Read Only Memories to store secret keys. However, this approach not only takes up extra chip area, and also opens gateway for possible physical attacks on the chip to retrieve the secret keys. Innovative solutions like physically unclonable function (PUF) have been proposed to enhance security features of devices. PUF based on static random-access memory (SRAM) are superior in terms of randomness, bit-aliasing and uniformity. Dual mode SRAM PUF, capable of both memory and PUF operation, also reduces the need for extra circuitry for generating PUF response. In this report, the behaviour of SRAM cell at low voltages is analysed for memory mode and PUF mode using simulation result from Cadence with TSMC 40nm technology to design SRAM cells optimised for both modes. 3 designs, including 1 new SRAM cell structure, for dual-mode SRAM PUF cells are developed, one for operation at 600mV and the other two for operation at 450mV. Bachelor of Engineering (Electrical and Electronic Engineering) 2019-06-04T02:57:26Z 2019-06-04T02:57:26Z 2019 Final Year Project (FYP) http://hdl.handle.net/10356/77677 en Nanyang Technological University 61 p. application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic DRNTU::Engineering::Computer science and engineering::Hardware::Integrated circuits
DRNTU::Engineering::Electrical and electronic engineering::Microelectronics
DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits
spellingShingle DRNTU::Engineering::Computer science and engineering::Hardware::Integrated circuits
DRNTU::Engineering::Electrical and electronic engineering::Microelectronics
DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits
Liu, Yue
Low voltage low power CMOS circuits for IoT applications
description The internet of things (IoT) technology, growing at an unprecedented rate, has huge impact on our lives and the industries. The prevalence of IoT also hints severe security risk if any successful attack against the IoT device is launched. At the same time, IoT devices, being mostly battery powered, are designed to operate at low voltages and have extremely low power consumption to prolong its battery life. With the hardware constraints of IoT devices, computing power at each node is low, limiting the devices from having computation heavy security measures. Currently, IoT devices use non-volatile memory (NVM), such as Erasable Programmable Read Only Memories to store secret keys. However, this approach not only takes up extra chip area, and also opens gateway for possible physical attacks on the chip to retrieve the secret keys. Innovative solutions like physically unclonable function (PUF) have been proposed to enhance security features of devices. PUF based on static random-access memory (SRAM) are superior in terms of randomness, bit-aliasing and uniformity. Dual mode SRAM PUF, capable of both memory and PUF operation, also reduces the need for extra circuitry for generating PUF response. In this report, the behaviour of SRAM cell at low voltages is analysed for memory mode and PUF mode using simulation result from Cadence with TSMC 40nm technology to design SRAM cells optimised for both modes. 3 designs, including 1 new SRAM cell structure, for dual-mode SRAM PUF cells are developed, one for operation at 600mV and the other two for operation at 450mV.
author2 Lau Kim Teen
author_facet Lau Kim Teen
Liu, Yue
format Final Year Project
author Liu, Yue
author_sort Liu, Yue
title Low voltage low power CMOS circuits for IoT applications
title_short Low voltage low power CMOS circuits for IoT applications
title_full Low voltage low power CMOS circuits for IoT applications
title_fullStr Low voltage low power CMOS circuits for IoT applications
title_full_unstemmed Low voltage low power CMOS circuits for IoT applications
title_sort low voltage low power cmos circuits for iot applications
publishDate 2019
url http://hdl.handle.net/10356/77677
_version_ 1772827007882625024