A design of an all-MOS-transistor low-power low-voltage LDO with an embedded voltage reference

This report shows the design of Low Dropout (LDO) Voltage Regulator with an embedded voltage reference, which provides a certain output voltage independent of supply voltage, temperature and loading current. Three design has been done in this report starting from the poorest performance design to th...

Full description

Saved in:
Bibliographic Details
Main Author: Chua, Xin Xue
Other Authors: Siek Liter
Format: Final Year Project
Language:English
Published: 2019
Subjects:
Online Access:http://hdl.handle.net/10356/78062
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-78062
record_format dspace
spelling sg-ntu-dr.10356-780622023-07-07T17:33:29Z A design of an all-MOS-transistor low-power low-voltage LDO with an embedded voltage reference Chua, Xin Xue Siek Liter School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering This report shows the design of Low Dropout (LDO) Voltage Regulator with an embedded voltage reference, which provides a certain output voltage independent of supply voltage, temperature and loading current. Three design has been done in this report starting from the poorest performance design to the best performance design. The final design is using a start-up circuit, embedded voltage reference, error amplifier and a temperature curvature correction circuit. The final design is not using any resistors. The design is done in the Cadence Virtuoso environment. All the simulation is done with Global Foundries 0.18um CMOS technology file. The design LDO work under a minimum supply voltage of 760mV to provide an output voltage of 751.3mV. The design achieves a good line regulation of -2.5mV/V and load regulation of 0.288mV/mA. The temperature coefficient obtained is 19.383ppm/°C. The supply current of the circuit is 5.11uA, which means that the power consumption of the design is low. The design has good stability under both heavy load and light load conditions with a phase margin above 80°. However, the transient response of the design is not so good, the overshoot and undershoot of the design are 257mV and 676mV with a settling time more than 4.8us. Bachelor of Engineering (Electrical and Electronic Engineering) 2019-06-11T07:39:46Z 2019-06-11T07:39:46Z 2019 Final Year Project (FYP) http://hdl.handle.net/10356/78062 en Nanyang Technological University 72 p. application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic DRNTU::Engineering::Electrical and electronic engineering
spellingShingle DRNTU::Engineering::Electrical and electronic engineering
Chua, Xin Xue
A design of an all-MOS-transistor low-power low-voltage LDO with an embedded voltage reference
description This report shows the design of Low Dropout (LDO) Voltage Regulator with an embedded voltage reference, which provides a certain output voltage independent of supply voltage, temperature and loading current. Three design has been done in this report starting from the poorest performance design to the best performance design. The final design is using a start-up circuit, embedded voltage reference, error amplifier and a temperature curvature correction circuit. The final design is not using any resistors. The design is done in the Cadence Virtuoso environment. All the simulation is done with Global Foundries 0.18um CMOS technology file. The design LDO work under a minimum supply voltage of 760mV to provide an output voltage of 751.3mV. The design achieves a good line regulation of -2.5mV/V and load regulation of 0.288mV/mA. The temperature coefficient obtained is 19.383ppm/°C. The supply current of the circuit is 5.11uA, which means that the power consumption of the design is low. The design has good stability under both heavy load and light load conditions with a phase margin above 80°. However, the transient response of the design is not so good, the overshoot and undershoot of the design are 257mV and 676mV with a settling time more than 4.8us.
author2 Siek Liter
author_facet Siek Liter
Chua, Xin Xue
format Final Year Project
author Chua, Xin Xue
author_sort Chua, Xin Xue
title A design of an all-MOS-transistor low-power low-voltage LDO with an embedded voltage reference
title_short A design of an all-MOS-transistor low-power low-voltage LDO with an embedded voltage reference
title_full A design of an all-MOS-transistor low-power low-voltage LDO with an embedded voltage reference
title_fullStr A design of an all-MOS-transistor low-power low-voltage LDO with an embedded voltage reference
title_full_unstemmed A design of an all-MOS-transistor low-power low-voltage LDO with an embedded voltage reference
title_sort design of an all-mos-transistor low-power low-voltage ldo with an embedded voltage reference
publishDate 2019
url http://hdl.handle.net/10356/78062
_version_ 1772827820553142272