High speed low power CMOS data compressor design and analysis

• Main Author: Radhakrishnan, Sathiya Priyanka
• Other Authors: Lau Kim Teen
• Format: Theses and Dissertations
• Language: English
• Published: 2019
• Subjects: Engineering::Electrical and electronic engineering::Integrated circuits
• Online Access: http://hdl.handle.net/10356/78867
• Institution: Nanyang Technological University

This dissertation aims in studying and analysing of lower power high-speed CMOS circuit for which full adder of different topologies are constructed to finally cascade it to form 4:2 and 8:2 CMOS data compressor. Compressors are the main building bock of an ALU which finds in own application in multipliers, encoder, shifters, and all the digital signal processing units which is a major component of a CPU. In this dissertation, different topologies of same one bit full adder performance is analysed in terms of total power consumption which includes static and dynamic power consumption, total delay which is the average of rise time and fall time delay and power delay product in the supply voltage range of 900mV to 1.1V and frequency range of 250 MHz to 1 GHz, as the specified standard operating voltage by TSMC for 40 nm node technology is 1.1 V. By analysing different topologies, the best performing full adder is considered in terms of total power consumption, total delay, number of transistors and power delay product to construct 4:2 and 8:2 compressor to evaluate and study their performance characteristic. These schematic simulations are done in Cadence Virtuoso software with TSMC 40nm technology library and the results are studied and concluded saying transmission gate, dynamic logic and 10T XOR gates show better results among all in which transmission gate logic showed good performance results used to construct 4:2 and 8:2 CMOS data compressor.