High speed low power CMOS data compressor design and analysis
This dissertation aims in studying and analysing of lower power high-speed CMOS circuit for which full adder of different topologies are constructed to finally cascade it to form 4:2 and 8:2 CMOS data compressor. Compressors are the main building bock of an ALU which finds in own application in mult...
Saved in:
Main Author: | Radhakrishnan, Sathiya Priyanka |
---|---|
Other Authors: | Lau Kim Teen |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2019
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/78867 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
CMOS differential logic circuits for low power and high-speed applications
by: They, Kian Seng
Published: (2008) -
High speed CMOS multiplier design
by: Tay, Wen Kai
Published: (2022) -
Low power high performance CMOS adder design
by: Wen, Han
Published: (2019) -
16-bit high speed CMOS multiplier IC design
by: He, Pengfei
Published: (2021) -
Low power CMOS memory circuit design
by: Foo, Chee Heng
Published: (2020)