ASIC implementation of a high speed and low power scalar product computation unit

This project involves the design, synthesis and placement & routing of improved 16-bit 15-element unsigned inner product architecture. Improvement to the design were made in the carry free addition stage, which is also known as column compression stage or reduction stage, whereby counters are in...

Full description

Saved in:
Bibliographic Details
Main Author: Low, Jeremy Yung Shern.
Other Authors: Chan Pak Kwong
Format: Final Year Project
Language:English
Published: 2009
Subjects:
Online Access:http://hdl.handle.net/10356/16733
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English