An area- and power-efficient FIFO with error-reduced data compression for image/video processing
Filtering is a key component of many digital image/video processing algorithms. It often requires FIFO to temporarily buffer the pixels data for later usage. The FIFO size is proportional to the length of the filters and input data width, causing large area and power consumption. This paper presents...
Saved in:
Main Authors: | Zeinolabedin, Seyed Mohammad Ali, Kim, Tony T., Zhou, Jun, Liu, Xin |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/79393 http://hdl.handle.net/10220/25887 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Ultra-low power signal processor for biomedical applications
by: Seyed Mohammad Ali Zeinolabedin
Published: (2017) -
Energy-efficient data-aware SRAM design utilizing column-based data encoding
by: Do, Anh Tuan, et al.
Published: (2022) -
An area-efficient 128-channel spike sorting processor for real-time neural recording with 0.175 μ W/channel in 65-nm CMOS
by: Do, Anh Tuan, et al.
Published: (2020) -
Efficient motion estimation for video compression
by: Jayapal Ramya
Published: (2010) -
Data transmission in clock domain crossing and data reconfiguration based on asynchronous FIFO
by: Feng, Tianyi
Published: (2022)