A Low Overhead Quasi-Delay-Insensitive (QDI) Asynchronous Data Path Synthesis Based on Microcell-Interleaving Genetic Algorithm (MIGA)
In this paper, we propose a design approach to mitigate the hardware overhead of the data completion detection circuit in quasi-delay-insensitive (QDI) asynchronous-logic circuits. In this proposed design approach, three novelties are highlighted. Firstly, a novel microcell-interleaving approach is...
Saved in:
Main Authors: | Zhou, Rong, Chong, Kwen-Siong, Chang, Joseph Sylvester, Gwee, Bah Hwee |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/81349 http://hdl.handle.net/10220/39226 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
High Performance Low Overhead Template-based Cell-Interleave Pipeline (TCIP) for Asynchronous-Logic QDI Circuits
by: Ho, Weng-Geng, et al.
Published: (2016) -
Security analysis of asynchronous-logic QDI cell approach for differential power analysis attack
by: Ho, Weng-Geng, et al.
Published: (2017) -
Subthreshold quasi-delay-insensitive circuit designs
by: CHANG XIAOFEI
Published: (2011) -
Reconfigurable MEMS Fano metasurfaces with multiple-input–output states for logic operations at terahertz frequencies
by: Manjappa, Manukumara, et al.
Published: (2019) -
High robustness energy- and area-efficient dynamic-voltage-scaling 4-phase 4-rail asynchronous-logic Network-on-Chip (ANoC)
by: Ho, Weng-Geng, et al.
Published: (2016)