Library-Based Placement and Routing in FPGAs with Support of Partial Reconfiguration
While traditional Field-Programmable Gate Array design flow usually employs fine-grained tile-based placement, modular placement is increasingly required to speed up the large-scale placement and save the synthesis time. Moreover, the commonly used modules can be pre-synthesized and stored in the li...
Saved in:
Main Authors: | Mao, Fubing, Chen, Yi-Chung, Zhang, Wei, Li, Hai (Helen), He, Bingsheng |
---|---|
Other Authors: | School of Computer Engineering |
Format: | Article |
Language: | English |
Published: |
2016
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/82303 http://hdl.handle.net/10220/41177 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
POWER-AWARE TECHNOLOGY MAPPING AND ROUTING FOR DUAL-VT FPGAS
by: LOKE WEI TING
Published: (2012) -
Design automation flow for partial run-time reconfiguration on FPGAs
by: Mao, Fubing
Published: (2017) -
Architectures and EDA for 3D FPGAs
by: HOU JUNSONG
Published: (2014) -
PARALLEL ROUTING FOR FIELD PROGRAMMABLE GATE ARRAYS
by: HOO CHIN HAU
Published: (2018) -
A power and cluster-aware technology mapping and clustering scheme for dual-VT FPGAs
by: Loke, W.T., et al.
Published: (2014)