Transistor/gate level reliability modeling
The development of CMOS technology is a double-edged sword: for one thing, it provides faster,lowerpower-consuming,and smaller-size devices; for another,reliability issues such as Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI) become severer, resulting in device/gate pe...
Saved in:
主要作者: | |
---|---|
其他作者: | |
格式: | Theses and Dissertations |
語言: | English |
出版: |
2019
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/82933 http://hdl.handle.net/10220/47536 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Nanyang Technological University |
語言: | English |