Low Normalized Energy Derivation Asynchronous Circuit Synthesis Flow through Fork-Join Slack Matching for Cryptographic Applications
In this paper, an automatic synthesis flow of asynchronous (async) Quasi-Delay-Insensitive (QDI) circuits for cryptographic applications is presented. The synthesis flow accepts Verilog netlists as primary inputs, in part leverages on commercial electronic design automation tools for synthesis and v...
Saved in:
Main Authors: | Liu, Nan, Chong, Kwen-Siong, Ho, Weng-Geng, Gwee, Bah Hwee, Chang, Joseph Sylvester |
---|---|
其他作者: | School of Electrical and Electronic Engineering |
格式: | Conference or Workshop Item |
語言: | English |
出版: |
2017
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/84004 http://hdl.handle.net/10220/42123 http://ieeexplore.ieee.org/document/7459427/ |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Nanyang Technological University |
語言: | English |
相似書籍
-
A computerized cryptographic system
由: Soriano, Rhodora S.
出版: (1991) -
High Performance Low Overhead Template-based Cell-Interleave Pipeline (TCIP) for Asynchronous-Logic QDI Circuits
由: Ho, Weng-Geng, et al.
出版: (2016) -
Demonstration (web-based) of cryptographic hashing
由: Lim, Zi Yang
出版: (2018) -
Demonstration (web-based) of cryptographic hashing
由: Au, Yun Sheng
出版: (2018) -
Analysis of cryptographic hash functions
由: Guo, Jian
出版: (2011)