A micropower low-voltage multiplier with reduced spurious switching

A micropower low-voltage multiplier with reduced spurious switching

We describe a micropower 16 16-bit multiplier (18.8 W/MHz @1.1 V) for low-voltage power-critical low speed ( 5 MHz) applications including hearing aids. We achieve the micropower operation by substantially reducing (by 62% and 79% compared to conventional 16 16-bit and 32 32-bit designs respectiv...

Saved in:

書目詳細資料
Main Authors:	Gwee, Bah Hwee, Chang, Joseph Sylvester, Chong, Kwen-Siong
其他作者:	School of Electrical and Electronic Engineering
格式:	Article
語言:	English
出版:	2009
主題:	DRNTU::Engineering::Electrical and electronic engineering
在線閱讀:	https://hdl.handle.net/10356/90378 http://hdl.handle.net/10220/4643
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!
機構:	Nanyang Technological University
語言:	English

相似書籍

A low-voltage micropower asynchronous multiplier with shift-add multiplication approach
由: Gwee, Bah Hwee, et al.
出版: (2010)

A low voltage micropower digital Class D amplifier modulator for hearing aids
由: Adrian, Victor, et al.
出版: (2010)

Micropower low voltage digital signal processors based on asynchronous logic
由: Gwee, Bah Hwee., et al.
出版: (2008)

A micropower low-distortion digital class-D amplifier based on an algorithmic pulsewidth modulator
由: Gwee, Bah Hwee, et al.
出版: (2009)

A micropower low-distortion digital pulsewidth modulator for a digital class D amplifier
由: Bah, Hwee Gwee, et al.
出版: (2009)

Analysis and design of micropower asynchronous adders
由: Chong, Kwen Siong.
出版: (2008)

An Ultra-Dynamic Voltage Scalable (U-DVS) 10T SRAM with bit-interleaving capability
由: Chen, Junchao, et al.
出版: (2013)

A 16-channel low-power non-uniform spaced filter bank core for digital hearing aids
由: Chong, Kwen-Siong, et al.
出版: (2009)

Energy-delay efficient asynchronous-logic 16×16-bit pipelined multiplier based on Sense Amplifier-Based Pass Transistor Logic
由: Ho, Weng-Geng, et al.
出版: (2013)

Micropower voltage reference
由: Cheng, Hanjie.
出版: (2013)

An ultra-low power asynchronous-logic in-situ self-adaptive VDD system for wireless sensor networks
由: Lin, Tong, et al.
出版: (2013)

Energy-efficient synchronous-logic and asynchronous-logic FFT/IFFT processors
由: Chong, Kwen-Siong, et al.
出版: (2009)

Low-voltage micropower digital IC design for hearing instruments
由: Li, Hong.
出版: (2008)

Ultra-Low Power Read-Decoupled SRAMs with Ultra-Low Write-Bitline Voltage Swing
由: Chen, Junchao, et al.
出版: (2016)

An investigation into the parameters affecting total harmonic distortion in low-voltage low-power class-D amplifiers
由: Tan, Meng Tong, et al.
出版: (2009)

Design of the low-voltage CMOS analog multiplier
由: Chong, Hauo Wah.
出版: (2010)

A robust asynchronous approach for realizing ultra-low power digital Self-Adaptive VDD Scaling system
由: Gwee, Bah Hwee, et al.
出版: (2013)

Analysis and design of a micropower low-voltage class D audio amplifier
由: Cheng, Zhihong.
出版: (2009)

A micropower-compatible time-multiplexed SC speech spectrum analyzer design
由: Chang, Joseph Sylvester, et al.
出版: (2009)

Design and implementation of a low voltage micropower 16-bit asynchronous datapath for a low power asynchronous microprocessor
由: Chang, Khia Ho.
出版: (2008)

Design of low voltage micropower asynchronous datapath modules for a multiplierless FIR filter
由: Chua, Chien Chung.
出版: (2008)

Design of low voltage micropower asynchronous datapath modules for a multiplierless FIR filter
由: Chua, Chien Chung.
出版: (2008)

A single-VDD half-clock-tolerant fine-grained dynamic voltage scaling pipeline
由: Zhou, Rong, et al.
出版: (2016)

Synchronous-logic and globally-asynchronous-locally-synchronous (GALS) acoustic digital signal processors
由: Chong, Kwen-Siong, et al.
出版: (2013)

Design of low-power and low-voltage VLSI multipliers
由: Ong, Geok Ling.
出版: (2008)

Design of the low-voltage CMOS analog multiplier
由: Tan, Wai Kit.
出版: (2013)

Design of the low-voltage CMOS analog multiplier
由: Guo, Lizao.
出版: (2012)

Design of the low-voltage CMOS analog multiplier
由: Sun, Guoliang.
出版: (2008)

Analysis, design and IC implementation of an audio class D amplifier for micropower low-voltage applications
由: Tan, Meng Tong.
出版: (2011)

Low power low voltage adder cells for digital multiplier
由: Zhang, Mingyan
出版: (2008)

A Low Overhead Quasi-Delay-Insensitive (QDI) Asynchronous Data Path Synthesis Based on Microcell-Interleaving Genetic Algorithm (MIGA)
由: Zhou, Rong, et al.
出版: (2015)

Design of a low-voltage CMOS analogue multiplier
由: Leow, Hee Boon.
出版: (2008)

High robustness energy- and area-efficient dynamic-voltage-scaling 4-phase 4-rail asynchronous-logic Network-on-Chip (ANoC)
由: Ho, Weng-Geng, et al.
出版: (2016)

Low Normalized Energy Derivation Asynchronous Circuit Synthesis Flow through Fork-Join Slack Matching for Cryptographic Applications
由: Liu, Nan, et al.
出版: (2017)

Low distortion micropower filterless digital class D amplifier
由: Rajagopalan Ananthkrishnan
出版: (2008)

Voltage-based control with a boost converter with a voltage multiplier
由: Toh, Jia Yue
出版: (2015)

Control of a boost converter with voltage multiplier
由: Ng, Wei Hong
出版: (2014)

Asynchronous control network optimization using fast minimum cycle time analysis
由: Law, Chong Fatt, et al.
出版: (2010)

Asynchronous-logic QDI quad-rail sense-amplifier half-buffer approach for NoC router design
由: Ho, Weng-Geng, et al.
出版: (2019)

Implementation and control of a single-switch high step-up boost DC-DC converter based on a voltage multiplier
由: Zheng, Zhijia
出版: (2021)