A high-speed twin-capacitor BiNMOS (TC-BiNMOS) logic circuit for single battery operation
This paper presents a novel BiNMOS logic gate specially designed for single battery operation (1.2-1.5 V). Through the use of two capacitors, in the pre-charging and bootstrapping cycles, the circuit achieves a high-speed and full-swing operation. Analytical expressions for the circuit were derived,...
Saved in:
Main Authors: | , , |
---|---|
Other Authors: | |
Format: | Article |
Language: | English |
Published: |
2009
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/90959 http://hdl.handle.net/10220/4560 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
id |
sg-ntu-dr.10356-90959 |
---|---|
record_format |
dspace |
spelling |
sg-ntu-dr.10356-909592020-03-07T14:02:40Z A high-speed twin-capacitor BiNMOS (TC-BiNMOS) logic circuit for single battery operation Yeo, Kiat Seng Lee, Heng Kah Do, Manh Anh School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits This paper presents a novel BiNMOS logic gate specially designed for single battery operation (1.2-1.5 V). Through the use of two capacitors, in the pre-charging and bootstrapping cycles, the circuit achieves a high-speed and full-swing operation. Analytical expressions for the circuit were derived, and the main design considerations were addressed. Based on a 0.5 μm BiCMOS technology, HSPICE simulation results have proven the superiority of the new circuit over the CMOS, BFBiNMOS and BSBiNMOS circuits in terms of speed and power consumption. The circuit also occupies the smallest area amongst the BiNMOS families. A 75-stage ring oscillator of the new circuit was fabricated using a 0.8 μm BiCMOS process, and the measured gate delay/stage is merely 1.32 ns at a supply voltage of 1.5 V and a load capacitance of 1 pF. Published version 2009-04-17T09:51:13Z 2019-12-06T17:57:09Z 2009-04-17T09:51:13Z 2019-12-06T17:57:09Z 2001 2001 Journal Article Yeo, K. S., Lee, H. K., & Do, M. A. (2001). A high-speed twin-capacitor BiNMOS (TC-BiNMOS) logic circuit for single battery operation. IEEE Transactions on Circuits and Systems, 48(4), 399-405. 1057-7122 https://hdl.handle.net/10356/90959 http://hdl.handle.net/10220/4560 10.1109/81.917977 en IEEE transactions on circuits and systems © 2006 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. 7 p. application/pdf |
institution |
Nanyang Technological University |
building |
NTU Library |
country |
Singapore |
collection |
DR-NTU |
language |
English |
topic |
DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits |
spellingShingle |
DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits Yeo, Kiat Seng Lee, Heng Kah Do, Manh Anh A high-speed twin-capacitor BiNMOS (TC-BiNMOS) logic circuit for single battery operation |
description |
This paper presents a novel BiNMOS logic gate specially designed for single battery operation (1.2-1.5 V). Through the use of two capacitors, in the pre-charging and bootstrapping cycles, the circuit achieves a high-speed and full-swing operation. Analytical expressions for the circuit were derived, and the main design considerations were addressed. Based on a 0.5 μm BiCMOS technology, HSPICE simulation results have proven the superiority of the new circuit over the CMOS, BFBiNMOS and BSBiNMOS circuits in terms of speed and power consumption. The circuit also occupies the smallest area amongst the BiNMOS families. A 75-stage ring oscillator of the new circuit was fabricated using a 0.8 μm BiCMOS process, and the measured gate delay/stage is merely 1.32 ns at a supply voltage of 1.5 V and a load capacitance of 1 pF. |
author2 |
School of Electrical and Electronic Engineering |
author_facet |
School of Electrical and Electronic Engineering Yeo, Kiat Seng Lee, Heng Kah Do, Manh Anh |
format |
Article |
author |
Yeo, Kiat Seng Lee, Heng Kah Do, Manh Anh |
author_sort |
Yeo, Kiat Seng |
title |
A high-speed twin-capacitor BiNMOS (TC-BiNMOS) logic circuit for single battery operation |
title_short |
A high-speed twin-capacitor BiNMOS (TC-BiNMOS) logic circuit for single battery operation |
title_full |
A high-speed twin-capacitor BiNMOS (TC-BiNMOS) logic circuit for single battery operation |
title_fullStr |
A high-speed twin-capacitor BiNMOS (TC-BiNMOS) logic circuit for single battery operation |
title_full_unstemmed |
A high-speed twin-capacitor BiNMOS (TC-BiNMOS) logic circuit for single battery operation |
title_sort |
high-speed twin-capacitor binmos (tc-binmos) logic circuit for single battery operation |
publishDate |
2009 |
url |
https://hdl.handle.net/10356/90959 http://hdl.handle.net/10220/4560 |
_version_ |
1681045822379130880 |