Design of a low power wide-band high resolution programmable frequency divider
The design of a high-speed wide-band high resolution programmable frequency divider is investigated. A new reloadable D flip-flop for the high speed programmable frequency divider is proposed. It is optimized in terms of propagation delay and power consumption as compared with the existing designs....
Saved in:
Main Authors: | Yu, Xiao Peng, Do, Manh Anh, Jia, Lin, Ma, Jianguo, Yeo, Kiat Seng |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2009
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/91137 http://hdl.handle.net/10220/4569 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Sub-mW multi-GHz CMOS dual-modulus prescalers based on programmable injection-locked frequency dividers
by: Yu, Xiao Peng, et al.
Published: (2010) -
Fully integrated CMOS fractional-N frequency divider for wide-band mobile applications with spurs reduction
by: Boon, Chirn Chye, et al.
Published: (2009) -
Sub-1 V low power wide range injection-locked frequency divider
by: Yu, Xiao Peng, et al.
Published: (2009) -
9.3–10.4-GHz-band cross-coupled complementary oscillator with low phase-noise performance
by: Lin, Jia, et al.
Published: (2009) -
Broad-band design techniques for transimpedance amplifiers
by: Lu, Zhenghao, et al.
Published: (2009)