A review of 0.18-µm full adder performances for tree structured arithmetic circuits

The general objective of our work is to investigate the area and power-delay performances of low-voltage full adder cells in different CMOS logic styles for the predominating tree structured arithmetic circuits. A new hybrid style full adder circuit is also presented. The sum and carry generation ci...

Full description

Saved in:
Bibliographic Details
Main Authors: Chang, Chip Hong, Gu, Jiang Min, Zhang, Mingyan
Other Authors: School of Electrical and Electronic Engineering
Format: Article
Language:English
Published: 2009
Subjects:
Online Access:https://hdl.handle.net/10356/91436
http://hdl.handle.net/10220/6013
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-91436
record_format dspace
spelling sg-ntu-dr.10356-914362020-03-07T14:02:40Z A review of 0.18-µm full adder performances for tree structured arithmetic circuits Chang, Chip Hong Gu, Jiang Min Zhang, Mingyan School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering The general objective of our work is to investigate the area and power-delay performances of low-voltage full adder cells in different CMOS logic styles for the predominating tree structured arithmetic circuits. A new hybrid style full adder circuit is also presented. The sum and carry generation circuits of the proposed full adder are designed with hybrid logic styles. To operate at ultra-low supply voltage, the pass logic circuit that cogenerates the intermediate XOR and XNOR outputs has been improved to overcome the switching delay problem. As full adders are frequently employed in a tree structured configuration for high-performance arithmetic circuits, a cascaded simulation structure is introduced to evaluate the full adders in a realistic application environment. A systematic and elegant procedure to scale the transistor for minimal power-delay product is proposed. The circuits being studied are optimized for energy efficiency at 0.18-µm CMOS process technology. With the proposed simulation environment, it is shown that some survival cells in stand alone operation at low voltage may fail when cascaded in a larger circuit, either due to the lack of drivability or unsatisfactory speed of operation. The proposed hybrid full adder exhibits not only the full swing logic and balanced outputs but also strong output drivability. The increase in the transistor count of its complementary CMOS output stage is compensated by its area efficient layout. Therefore, it remains one of the best contenders for designing large tree structured arithmetic circuits with reduced energy consumption while keeping the increase in area to a minimum. Published version 2009-08-03T05:51:37Z 2019-12-06T18:05:39Z 2009-08-03T05:51:37Z 2019-12-06T18:05:39Z 2005 2005 Journal Article Chang, C. H., Gu, J. M., & Zhang, M. (2005). A review of 0.18-µm full adder performances for tree structured arithmetic circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13(6), 686-695. 1063-8210 https://hdl.handle.net/10356/91436 http://hdl.handle.net/10220/6013 10.1109/TVLSI.2005.848806 en IEEE transactions on very large scale integration (VLSI) systems IEEE Transactions on Very Large Scale Integration (VLSI) Systems © 2005 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site. 10 p. application/pdf
institution Nanyang Technological University
building NTU Library
country Singapore
collection DR-NTU
language English
topic DRNTU::Engineering::Electrical and electronic engineering
spellingShingle DRNTU::Engineering::Electrical and electronic engineering
Chang, Chip Hong
Gu, Jiang Min
Zhang, Mingyan
A review of 0.18-µm full adder performances for tree structured arithmetic circuits
description The general objective of our work is to investigate the area and power-delay performances of low-voltage full adder cells in different CMOS logic styles for the predominating tree structured arithmetic circuits. A new hybrid style full adder circuit is also presented. The sum and carry generation circuits of the proposed full adder are designed with hybrid logic styles. To operate at ultra-low supply voltage, the pass logic circuit that cogenerates the intermediate XOR and XNOR outputs has been improved to overcome the switching delay problem. As full adders are frequently employed in a tree structured configuration for high-performance arithmetic circuits, a cascaded simulation structure is introduced to evaluate the full adders in a realistic application environment. A systematic and elegant procedure to scale the transistor for minimal power-delay product is proposed. The circuits being studied are optimized for energy efficiency at 0.18-µm CMOS process technology. With the proposed simulation environment, it is shown that some survival cells in stand alone operation at low voltage may fail when cascaded in a larger circuit, either due to the lack of drivability or unsatisfactory speed of operation. The proposed hybrid full adder exhibits not only the full swing logic and balanced outputs but also strong output drivability. The increase in the transistor count of its complementary CMOS output stage is compensated by its area efficient layout. Therefore, it remains one of the best contenders for designing large tree structured arithmetic circuits with reduced energy consumption while keeping the increase in area to a minimum.
author2 School of Electrical and Electronic Engineering
author_facet School of Electrical and Electronic Engineering
Chang, Chip Hong
Gu, Jiang Min
Zhang, Mingyan
format Article
author Chang, Chip Hong
Gu, Jiang Min
Zhang, Mingyan
author_sort Chang, Chip Hong
title A review of 0.18-µm full adder performances for tree structured arithmetic circuits
title_short A review of 0.18-µm full adder performances for tree structured arithmetic circuits
title_full A review of 0.18-µm full adder performances for tree structured arithmetic circuits
title_fullStr A review of 0.18-µm full adder performances for tree structured arithmetic circuits
title_full_unstemmed A review of 0.18-µm full adder performances for tree structured arithmetic circuits
title_sort review of 0.18-µm full adder performances for tree structured arithmetic circuits
publishDate 2009
url https://hdl.handle.net/10356/91436
http://hdl.handle.net/10220/6013
_version_ 1681040014058717184