A review of 0.18-µm full adder performances for tree structured arithmetic circuits
The general objective of our work is to investigate the area and power-delay performances of low-voltage full adder cells in different CMOS logic styles for the predominating tree structured arithmetic circuits. A new hybrid style full adder circuit is also presented. The sum and carry generation ci...
Saved in:
Main Authors: | Chang, Chip Hong, Gu, Jiang Min, Zhang, Mingyan |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2009
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/91436 http://hdl.handle.net/10220/6013 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
0.18-µm CMOS push-pull power amplifier with antenna in IC package
by: Wang, Wei, et al.
Published: (2009) -
Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits
by: Chang, Chip Hong, et al.
Published: (2009) -
A low power millimetre-wave VCO in 0.18 µm SiGe BiCMOS technology
by: Ye, Wanxin, et al.
Published: (2013) -
Quaternary quantum/reversible half-adder, full-adder, parallel adder and parallel adder/subtractor circuits
by: Monfared, Asma Taheri, et al.
Published: (2021) -
An ultra-low voltage analog front end for strain gauge sensory system application in 0.18µm CMOS
by: Edward, Alexander, et al.
Published: (2013)