Analysis and design of power efficient class D amplifier output stages
A Class D amplifier comprises a pulse width modulator and an output stage. In this paper, we analyze the power dissipation mechanisms and derive the overall power efficiency of the output stage realized using the finger and waffle layouts.We compare the relative merits of these layout...
Saved in:
| Main Authors: | , , , |
|---|---|
| Other Authors: | |
| Format: | Article |
| Language: | English |
| Published: |
2009
|
| Subjects: | |
| Online Access: | https://hdl.handle.net/10356/91597 http://hdl.handle.net/10220/4661 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Nanyang Technological University |
| Language: | English |
| Summary: | A Class D amplifier comprises a pulse width modulator and an output stage. In this paper, we analyze the power dissipation mechanisms and derive the overall power efficiency of the output stage realized using the finger and waffle layouts.We compare the relative merits of these
layouts. We propose two design methodologies to determine the aspect ratios of the transistors in the output stage for optimum power efficiency (optimum
for a given fabrication process, supply voltage and load resistance): 1) optimization to a single modulation index point and 2) optimization to a range of modulation indexes. For the design of an output stage with optimum
power efficiency (and small IC area), we recommend optimization to a range of modulation indexes and a layout realized by the waffle structure.
The theoretical analysis and derivations are verified on the basis of computer simulations and measurements on fabricated prototype IC’s. |
|---|