Analysis and design of power efficient class D amplifier output stages
A Class D amplifier comprises a pulse width modulator and an output stage. In this paper, we analyze the power dissipation mechanisms and derive the overall power efficiency of the output stage realized using the finger and waffle layouts.We compare the relative merits of these layout...
Saved in:
Main Authors: | Chang, Joseph Sylvester, Tan, Meng Tong, Cheng, Zhihong, Tong, Yit Chow |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2009
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/91597 http://hdl.handle.net/10220/4661 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Class-D amplifier power stage with PWM feedback loop
by: Lam, Chun Kit, et al.
Published: (2013) -
Analog class D amplifiers : non-linearities and power-efficiency
by: Ge, Tong
Published: (2011) -
Design and implementation of power-efficient class D output stage
by: Gai, Hengwen
Published: (2011) -
Analysis and design of analogue class D amplifier output stages
by: Kwek, Lawrence Boon Kheng
Published: (2008) -
Modeling and technique to improve PSRR and PS-IMD in analog PWM class-D amplifiers
by: Ge, Tong, et al.
Published: (2010)