Roundoff noise analysis of signals represented using signed power-of-two terms
It is a well-known fact that the multiplication of a number by an integer power-of-two is a very simple process in binary arithmetic. Hence, digital filters whose coefficient values are integer power-of-two are essentially multiplierless. The design of digital filters with power-of-two coefficient v...
Saved in:
Main Authors: | Yu, Ya Jun, Lim, Yong Ching |
---|---|
其他作者: | School of Electrical and Electronic Engineering |
格式: | Article |
語言: | English |
出版: |
2009
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/91619 http://hdl.handle.net/10220/5987 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Algorithm and circuit design for conversion of binary numbers to signed power-of-two terms
由: Vedavally Jayaraman
出版: (2011) -
Decomposition of binary integers into signed power-of-two terms
由: Lim, Yong Ching, et al.
出版: (2014) -
VLSI circuits for decomposing binary integers into signed power-of-two terms
由: Yong, Ching Lim, et al.
出版: (2014) -
Signed power-of-two (SPT) term allocation scheme for the design of digital filters
由: Lim, Yong-Ching, et al.
出版: (2014) -
Design of low-complexity FIR filters based on signed-powers-of-two coefficients with reusable common subexpressions
由: Xu, Fei, et al.
出版: (2009)