Roundoff noise analysis of signals represented using signed power-of-two terms
It is a well-known fact that the multiplication of a number by an integer power-of-two is a very simple process in binary arithmetic. Hence, digital filters whose coefficient values are integer power-of-two are essentially multiplierless. The design of digital filters with power-of-two coefficient v...
Saved in:
Main Authors: | Yu, Ya Jun, Lim, Yong Ching |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2009
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/91619 http://hdl.handle.net/10220/5987 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Algorithm and circuit design for conversion of binary numbers to signed power-of-two terms
by: Vedavally Jayaraman
Published: (2011) -
Decomposition of binary integers into signed power-of-two terms
by: Lim, Yong Ching, et al.
Published: (2014) -
VLSI circuits for decomposing binary integers into signed power-of-two terms
by: Yong, Ching Lim, et al.
Published: (2014) -
VLSI circuits for decomposing binary integers into signed power-of-two terms
by: Yong, Ching Lim, et al.
Published: (2014) -
Signed power-of-two (SPT) term allocation scheme for the design of digital filters
by: Lim, Yong-Ching, et al.
Published: (2014)