Asynchronous control network optimization using fast minimum cycle time analysis
This paper proposes two methods for optimizing the control networks of asynchronous pipelines. The first uses a branch-and-bound algorithm to search for the optimum mix of the handshake components of different degrees of concurrence that provides the best...
Saved in:
Main Authors: | Law, Chong Fatt, Gwee, Bah Hwee, Chang, Joseph Sylvester |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/92668 http://hdl.handle.net/10220/6277 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Energy-efficient synchronous-logic and asynchronous-logic FFT/IFFT processors
by: Chong, Kwen-Siong, et al.
Published: (2009) -
An ultra-low power asynchronous-logic in-situ self-adaptive VDD system for wireless sensor networks
by: Lin, Tong, et al.
Published: (2013) -
Synchronous-logic and globally-asynchronous-locally-synchronous (GALS) acoustic digital signal processors
by: Chong, Kwen-Siong, et al.
Published: (2013) -
Micropower low voltage digital signal processors based on asynchronous logic
by: Gwee, Bah Hwee., et al.
Published: (2008) -
A low-voltage micropower asynchronous multiplier with shift-add multiplication approach
by: Gwee, Bah Hwee, et al.
Published: (2010)