Asynchronous control network optimization using fast minimum cycle time analysis
This paper proposes two methods for optimizing the control networks of asynchronous pipelines. The first uses a branch-and-bound algorithm to search for the optimum mix of the handshake components of different degrees of concurrence that provides the best...
Saved in:
Main Authors: | Law, Chong Fatt, Gwee, Bah Hwee, Chang, Joseph Sylvester |
---|---|
其他作者: | School of Electrical and Electronic Engineering |
格式: | Article |
語言: | English |
出版: |
2010
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/92668 http://hdl.handle.net/10220/6277 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Energy-efficient synchronous-logic and asynchronous-logic FFT/IFFT processors
由: Chong, Kwen-Siong, et al.
出版: (2009) -
An ultra-low power asynchronous-logic in-situ self-adaptive VDD system for wireless sensor networks
由: Lin, Tong, et al.
出版: (2013) -
Synchronous-logic and globally-asynchronous-locally-synchronous (GALS) acoustic digital signal processors
由: Chong, Kwen-Siong, et al.
出版: (2013) -
Micropower low voltage digital signal processors based on asynchronous logic
由: Gwee, Bah Hwee., et al.
出版: (2008) -
A low-voltage micropower asynchronous multiplier with shift-add multiplication approach
由: Gwee, Bah Hwee, et al.
出版: (2010)