Study of charge distribution and charge loss in dual-layer metal-nanocrystal-embedded high-κ/SiO2 gate stack
In this work, we present a comprehensive experimental study of charge loss mechanisms in a dual-layer metal nanocrystal (DL-MNC) embedded high-κ/SiO2 gate stack. Kelvin force microscopy characterization reveals that the internal-electric-field assisted tunneling could be a dominant charge loss mecha...
Saved in:
Main Authors: | , , , , , , , |
---|---|
Other Authors: | |
Format: | Article |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/94266 http://hdl.handle.net/10220/9128 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
id |
sg-ntu-dr.10356-94266 |
---|---|
record_format |
dspace |
spelling |
sg-ntu-dr.10356-942662020-03-07T12:01:30Z Study of charge distribution and charge loss in dual-layer metal-nanocrystal-embedded high-κ/SiO2 gate stack Lwin, Z. Z. Pey, Kin Leong Zhang, Q. Bosman, Michel Liu, Q. Gan, C. L. Singh, P. K. Mahapatra, S. School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits In this work, we present a comprehensive experimental study of charge loss mechanisms in a dual-layer metal nanocrystal (DL-MNC) embedded high-κ/SiO2 gate stack. Kelvin force microscopy characterization reveals that the internal-electric-field assisted tunneling could be a dominant charge loss mechanism in DL devices that mainly depends on the charge distribution in two MNC-layers and inter-layer dielectric (ILD) thickness between the two layers of nanocrystals. Our findings suggest that an optimized DL-MNCs embedded memory cell could be achieved by defining the ILD thickness larger than the average MNC-spacing for enhancement of retention ability in MNC embedded gate stacks. It implies the possibility of reducing MNC spacing in DL structure of scaled memory devices by controlling the thickness of ILD. Published version 2013-02-18T03:10:10Z 2019-12-06T18:53:31Z 2013-02-18T03:10:10Z 2019-12-06T18:53:31Z 2012 2012 Journal Article Lwin, Z. Z., Pey, K. L., Zhang, Q., Bosman, M., Liu, Q., Gan, C. L., et al. (2012). Study of charge distribution and charge loss in dual-layer metal-nanocrystal-embedded high-κ/SiO2 gate stack. Applied Physics Letters, 100(19), 193109-. 0003-6951 https://hdl.handle.net/10356/94266 http://hdl.handle.net/10220/9128 10.1063/1.4712565 en Applied physics letters © 2012 American Institute of Physics. This paper was published in Applied Physics Letters and is made available as an electronic reprint (preprint) with permission of American Institute of Physics. The paper can be found at the following official DOI: [http://dx.doi.org/10.1063/1.4712565]. One print or electronic copy may be made for personal use only. Systematic or multiple reproduction, distribution to multiple locations via electronic or other means, duplication of any material in this paper for a fee or for commercial purposes, or modification of the content of the paper is prohibited and is subject to penalties under law. application/pdf |
institution |
Nanyang Technological University |
building |
NTU Library |
country |
Singapore |
collection |
DR-NTU |
language |
English |
topic |
DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits |
spellingShingle |
DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits Lwin, Z. Z. Pey, Kin Leong Zhang, Q. Bosman, Michel Liu, Q. Gan, C. L. Singh, P. K. Mahapatra, S. Study of charge distribution and charge loss in dual-layer metal-nanocrystal-embedded high-κ/SiO2 gate stack |
description |
In this work, we present a comprehensive experimental study of charge loss mechanisms in a dual-layer metal nanocrystal (DL-MNC) embedded high-κ/SiO2 gate stack. Kelvin force microscopy characterization reveals that the internal-electric-field assisted tunneling could be a dominant charge loss mechanism in DL devices that mainly depends on the charge distribution in two MNC-layers and inter-layer dielectric (ILD) thickness between the two layers of nanocrystals. Our findings suggest that an optimized DL-MNCs embedded memory cell could be achieved by defining the ILD thickness larger than the average MNC-spacing for enhancement of retention ability in MNC embedded gate stacks. It implies the possibility of reducing MNC spacing in DL structure of scaled memory devices by controlling the thickness of ILD. |
author2 |
School of Electrical and Electronic Engineering |
author_facet |
School of Electrical and Electronic Engineering Lwin, Z. Z. Pey, Kin Leong Zhang, Q. Bosman, Michel Liu, Q. Gan, C. L. Singh, P. K. Mahapatra, S. |
format |
Article |
author |
Lwin, Z. Z. Pey, Kin Leong Zhang, Q. Bosman, Michel Liu, Q. Gan, C. L. Singh, P. K. Mahapatra, S. |
author_sort |
Lwin, Z. Z. |
title |
Study of charge distribution and charge loss in dual-layer metal-nanocrystal-embedded high-κ/SiO2 gate stack |
title_short |
Study of charge distribution and charge loss in dual-layer metal-nanocrystal-embedded high-κ/SiO2 gate stack |
title_full |
Study of charge distribution and charge loss in dual-layer metal-nanocrystal-embedded high-κ/SiO2 gate stack |
title_fullStr |
Study of charge distribution and charge loss in dual-layer metal-nanocrystal-embedded high-κ/SiO2 gate stack |
title_full_unstemmed |
Study of charge distribution and charge loss in dual-layer metal-nanocrystal-embedded high-κ/SiO2 gate stack |
title_sort |
study of charge distribution and charge loss in dual-layer metal-nanocrystal-embedded high-κ/sio2 gate stack |
publishDate |
2013 |
url |
https://hdl.handle.net/10356/94266 http://hdl.handle.net/10220/9128 |
_version_ |
1681046803764477952 |