Exploiting parallelism by data dependency elimination : a case study of circuit simulation algorithms
Considering the increasing complexity of integrated circuit (IC) designs at Nano-Tera scale, multi-core CPUs and many-core GPUs have provided ideal hardware platforms for emerging parallel algorithm developments in electronic design automation (EDA). However, it has become extremely challenging to l...
Saved in:
Main Authors: | Wu, Wei, Gong, Fang, Krishnan, Rahul, Yu, Hao, He, Lei |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/95237 http://hdl.handle.net/10220/10058 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
An EScheduler-based data dependence analysis and task scheduling for parallel circuit simulation
by: Chen, Xiaoming, et al.
Published: (2012) -
Parallel algorithm simulator
by: Chua, Johnson M., et al.
Published: (1992) -
Exploring algorithmic error tolerrance of circuit simulators
by: Lim, Hui Hui.
Published: (2013) -
Optimization of multi-pass milling using parallel genetic algorithm and parallel genetic simulated annealing
by: Wang, Z.G., et al.
Published: (2014) -
Parallel agent-based demographic simulation
by: Malhotra, Rahul
Published: (2016)