A VLSI efficient programmable power-of-two scaler for 2n-1, 2n,2n+1 RNS
Variable scaling by power-of-two factor is the backbone operation of floating point arithmetic and is also commonly used in fixed-point digital signal processing (DSP) system for overflow prevention. While this operation can be readily performed in binary number system, it is extremely difficult to...
Saved in:
Main Authors: | Low, Jeremy Yung Shern, Chang, Chip Hong |
---|---|
其他作者: | School of Electrical and Electronic Engineering |
格式: | Article |
語言: | English |
出版: |
2013
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/95909 http://hdl.handle.net/10220/11327 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Simple, fast, and exact RNS scaler for the three-moduli set {2n - 1, 2n, 2n + 1}
由: Chang, Chip-Hong, et al.
出版: (2015) -
A unified {2n−1, 2n, 2n+1} RNS scaler with dual scaling constants
由: Low, Jeremy Yung Shern, et al.
出版: (2013) -
Efficient VLSI implementation of 2^n scaling of signed integer in RNS {2^n-1, 2^n, 2^n+1}
由: Tay, Thian Fatt, et al.
出版: (2015) -
VLSI efficient RNS scalers and arbitrary modulus residue generators
由: Low, Jeremy Yung Shern
出版: (2014) -
Area-power efficient modulo 2n-1 and modulo 2n+1 multipliers for {2n-1, 2n, 2n+1} based RNS
由: Muralidharan, Ramya, et al.
出版: (2013)