A 0.8-μW window SAR ADC with offset cancellation for digital DC–DC converters
This letter presents the design of a window successive approximation (SAR) analog-to-digital converter (ADC) using an ultra-fast, offset-cancelled auto-zero comparator for digital DC–DC converters. It is designed in a standard CMOS 0.18 μm process. The ADC has a dynamic reference voltage range to re...
Saved in:
Main Authors: | Foong, Huey Chian, Tan, Meng Tong, Zheng, Yuanjin |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/98426 http://hdl.handle.net/10220/12409 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
High linearity 8-bit VCO-based cascaded ΣΔADC for digital DC-DC converters
by: Foong, Huey Chian, et al.
Published: (2013) -
Analysis, design, and implementation of digital dc-dc converters
by: Foong, Huey Chian
Published: (2013) -
A CMOS VGA with DC offset cancellation for direct-conversion receivers
by: Zheng, Yuanjin, et al.
Published: (2010) -
Fast-transient integrated digital DC-DC converter with predictive and feedforward control
by: Foong, Huey Chian, et al.
Published: (2013) -
A novel DC-offset cancelling circuit for DCR
by: Yan, J., et al.
Published: (2014)