Low-power instruction-caches design for embedded microprocessors
Ph.D
Saved in:
Main Author: | ZHU XIAOPING |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/13070 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Intra-application energy reduction for microprocessor low-power design
by: Xia, X.X., et al.
Published: (2014) -
A DVS-based pipelined reconfigurable instruction memory
by: Zhiguo, G., et al.
Published: (2013) -
Micro-architecture level low power design for microprocessors
by: XIA XIAOXIN
Published: (2010) -
Functional unit selection in microprocessors for low power
by: PAN YAN
Published: (2010) -
RIM: Reconfigurable Instruction Memory Hierarchy for Embedded Systems
by: GE ZHIGUO
Published: (2010)