RIM: Reconfigurable Instruction Memory Hierarchy for Embedded Systems
Ph.D
Saved in:
Main Author: | GE ZHIGUO |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/15912 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
A DVS-based pipelined reconfigurable instruction memory
by: Zhiguo, G., et al.
Published: (2013) -
Low-power instruction-caches design for embedded microprocessors
by: ZHU XIAOPING
Published: (2010) -
A Survey of Non-Volatile Main Memory Technologies: State-of-the-Arts, Practices, and Future Directions
by: Liu, HK, et al.
Published: (2022) -
Memory Optimizations for Time-Predictable Embedded Software
by: VIVY SUHENDRA
Published: (2010) -
LOW-POWER COMPILER CONTROLLED PROGRAMMABLE ACCELERATORS FOR NEXT GENERATION WEARABLES
by: DISSANAYAKA MUDIYANSELAGE EMIL MANUPA KARUNARATNE
Published: (2020)