Design and implementation of Asynchronous SRAM

Master's

Saved in:

Bibliographic Details
Main Author:	CHENG XIANG
Other Authors:	ELECTRICAL & COMPUTER ENGINEERING
Format:	Theses and Dissertations
Language:	English
Published:	2010
Subjects:	SRAM, asynchronous, four-phase, dual-rail, Muller C, delay-insensitive
Online Access:	https://scholarbank.nus.edu.sg/handle/10635/16572
Tags:	Add Tag No Tags, Be the first to tag this record!
Institution:	National University of Singapore
Language:	English

id	sg-nus-scholar.10635-16572
record_format	dspace
spelling	sg-nus-scholar.10635-165722020-11-18T02:58:42Z Design and implementation of Asynchronous SRAM CHENG XIANG ELECTRICAL & COMPUTER ENGINEERING LIAN YONG SRAM, asynchronous, four-phase, dual-rail, Muller C, delay-insensitive Master's MASTER OF ENGINEERING 2010-04-08T11:06:39Z 2010-04-08T11:06:39Z 2009-08-04 Thesis CHENG XIANG (2009-08-04). Design and implementation of Asynchronous SRAM. ScholarBank@NUS Repository. https://scholarbank.nus.edu.sg/handle/10635/16572 NOT_IN_WOS en
institution	National University of Singapore
building	NUS Library
continent	Asia
country	Singapore Singapore
content_provider	NUS Library
collection	ScholarBank@NUS
language	English
topic	SRAM, asynchronous, four-phase, dual-rail, Muller C, delay-insensitive
spellingShingle	SRAM, asynchronous, four-phase, dual-rail, Muller C, delay-insensitive CHENG XIANG Design and implementation of Asynchronous SRAM
description	Master's
author2	ELECTRICAL & COMPUTER ENGINEERING
author_facet	ELECTRICAL & COMPUTER ENGINEERING CHENG XIANG
format	Theses and Dissertations
author	CHENG XIANG
author_sort	CHENG XIANG
title	Design and implementation of Asynchronous SRAM
title_short	Design and implementation of Asynchronous SRAM
title_full	Design and implementation of Asynchronous SRAM
title_fullStr	Design and implementation of Asynchronous SRAM
title_full_unstemmed	Design and implementation of Asynchronous SRAM
title_sort	design and implementation of asynchronous sram
publishDate	2010
url	https://scholarbank.nus.edu.sg/handle/10635/16572
_version_	1684664561839374336

Design and implementation of Asynchronous SRAM

Similar Items