Design and implementation of Asynchronous SRAM
Master's
Saved in:
Main Author: | CHENG XIANG |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/16572 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Subthreshold quasi-delay-insensitive circuit designs
by: CHANG XIAOFEI
Published: (2011) -
Design of a low-power dual-rail asynchronous 8051 microcontroller
by: XUE CHAO
Published: (2011) -
Ultra-low voltage SRAM for IoT applications
by: Cai, Yanru
Published: (2024) -
A 0.4 V 12T 2RW dual-port SRAM with suppressed common-row-access disturbance
by: Wang, Bo, et al.
Published: (2018) -
Ultra-Low Power Read-Decoupled SRAMs with Ultra-Low Write-Bitline Voltage Swing
by: Chen, Junchao, et al.
Published: (2016)