A 0.6-to-1.8V CMOS Current Reference with Near-100% Power Utilization
10.1109/tcsii.2021.3085607
Saved in:
Main Authors: | Fassio, Luigi, Lin, Longyang, De Rose, Raffaele, Lanuzza, Marco, Crupi, Felice, Alioto, Massimo |
---|---|
Other Authors: | ELECTRICAL AND COMPUTER ENGINEERING |
Format: | Article |
Published: |
Institute of Electrical and Electronics Engineers (IEEE)
2021
|
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/191973 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Trimming-Less Voltage Reference for Highly Uncertain Harvesting down to 0.25V, 5.4-pW
by: LUIGI FASSIO, et al.
Published: (2023) -
A 3.2-pW, 0.2-V Trimming-Less Voltage Reference with 1.4-mV Across-Wafer Total Accuracy
by: LUIGI FASSIO, et al.
Published: (2023) -
Voltage Reference With Corner-Aware Replica Selection/Merging for 1.4-mV Accuracy in Harvested Systems Down to 3.9 pW, 0.2 V
by: LUIGI FASSIO, et al.
Published: (2023) -
Trimming-Less 0.2-V, 3.2-pW Voltage Reference Based on Corner-Aware Replica Combination with 1.6% Process Sensitivity, 1.4-mV Accuracy across PVT and Wafers
by: Fassio, Luigi, et al.
Published: (2021) -
A 0.25-V, 5.3-pW Voltage Reference with 25-μV/°C Temperature Coefficient, 140-μV/V Line Sensitivity and 2,200-μm2 Area in 180nm
by: Fassio, Luigi, et al.
Published: (2020)