An Energy-Efficient Processing Element Design for Coarse-Grained Reconfigurable Architecture on FPGA

An Energy-Efficient Processing Element Design for Coarse-Grained Reconfigurable Architecture on FPGA

International Conference on Communications, Circuits and Systems

Saved in:
Bibliographic Details
Main Authors: Lingzhi Su, Wang Ling Goh, Jingjing Lan, Vishnu P. Nambiar, Anh Tuan Do, Dassanayake Mudiyanselage Thilini Kaushalya Bandara, ADITI KULKARNI MOHITE, Wang Bo
Other Authors: INSTITUTE OF SYSTEMS SCIENCE
Format: Article
Published: IEEE 2022
Online Access:https://scholarbank.nus.edu.sg/handle/10635/227228
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: National University of Singapore

Internet

https://scholarbank.nus.edu.sg/handle/10635/227228

Similar Items