An Energy-Efficient Processing Element Design for Coarse-Grained Reconfigurable Architecture on FPGA

International Conference on Communications, Circuits and Systems

Saved in:

Bibliographic Details
Main Authors:	Lingzhi Su, Wang Ling Goh, Jingjing Lan, Vishnu P. Nambiar, Anh Tuan Do, Dassanayake Mudiyanselage Thilini Kaushalya Bandara, ADITI KULKARNI MOHITE, Wang Bo
Other Authors:	INSTITUTE OF SYSTEMS SCIENCE
Format:	Article
Published:	IEEE 2022
Online Access:	https://scholarbank.nus.edu.sg/handle/10635/227228
Tags:	Add Tag No Tags, Be the first to tag this record!
Institution:	National University of Singapore

id	sg-nus-scholar.10635-227228
record_format	dspace
spelling	sg-nus-scholar.10635-2272282022-06-21T07:14:30Z An Energy-Efficient Processing Element Design for Coarse-Grained Reconfigurable Architecture on FPGA Lingzhi Su Wang Ling Goh Jingjing Lan Vishnu P. Nambiar Anh Tuan Do Dassanayake Mudiyanselage Thilini Kaushalya Bandara ADITI KULKARNI MOHITE Wang Bo INSTITUTE OF SYSTEMS SCIENCE International Conference on Communications, Circuits and Systems 2022-06-21T05:54:30Z 2022-06-21T05:54:30Z 2022-05-13 Article Lingzhi Su, Wang Ling Goh, Jingjing Lan, Vishnu P. Nambiar, Anh Tuan Do, Dassanayake Mudiyanselage Thilini Kaushalya Bandara, ADITI KULKARNI MOHITE, Wang Bo (2022-05-13). An Energy-Efficient Processing Element Design for Coarse-Grained Reconfigurable Architecture on FPGA. International Conference on Communications, Circuits and Systems. ScholarBank@NUS Repository. https://scholarbank.nus.edu.sg/handle/10635/227228 Attribution-NonCommercial-NoDerivatives 4.0 International http://creativecommons.org/licenses/by-nc-nd/4.0/ IEEE
institution	National University of Singapore
building	NUS Library
continent	Asia
country	Singapore Singapore
content_provider	NUS Library
collection	ScholarBank@NUS
description	International Conference on Communications, Circuits and Systems
author2	INSTITUTE OF SYSTEMS SCIENCE
author_facet	INSTITUTE OF SYSTEMS SCIENCE Lingzhi Su Wang Ling Goh Jingjing Lan Vishnu P. Nambiar Anh Tuan Do Dassanayake Mudiyanselage Thilini Kaushalya Bandara ADITI KULKARNI MOHITE Wang Bo
format	Article
author	Lingzhi Su Wang Ling Goh Jingjing Lan Vishnu P. Nambiar Anh Tuan Do Dassanayake Mudiyanselage Thilini Kaushalya Bandara ADITI KULKARNI MOHITE Wang Bo
spellingShingle	Lingzhi Su Wang Ling Goh Jingjing Lan Vishnu P. Nambiar Anh Tuan Do Dassanayake Mudiyanselage Thilini Kaushalya Bandara ADITI KULKARNI MOHITE Wang Bo An Energy-Efficient Processing Element Design for Coarse-Grained Reconfigurable Architecture on FPGA
author_sort	Lingzhi Su
title	An Energy-Efficient Processing Element Design for Coarse-Grained Reconfigurable Architecture on FPGA
title_short	An Energy-Efficient Processing Element Design for Coarse-Grained Reconfigurable Architecture on FPGA
title_full	An Energy-Efficient Processing Element Design for Coarse-Grained Reconfigurable Architecture on FPGA
title_fullStr	An Energy-Efficient Processing Element Design for Coarse-Grained Reconfigurable Architecture on FPGA
title_full_unstemmed	An Energy-Efficient Processing Element Design for Coarse-Grained Reconfigurable Architecture on FPGA
title_sort	energy-efficient processing element design for coarse-grained reconfigurable architecture on fpga
publisher	IEEE
publishDate	2022
url	https://scholarbank.nus.edu.sg/handle/10635/227228
_version_	1736856330468065280

An Energy-Efficient Processing Element Design for Coarse-Grained Reconfigurable Architecture on FPGA

Similar Items