On the road towards robust and ultra low energy CMOS digital circuits using sub/near threshold power supply
Ph.D
Saved in:
Main Author: | PU YU |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2011
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/28350 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
An ultra-low-energy multi-standard JPEG Co-processor in 65 nm CMOS with sub/near threshold upply voltage
by: Pu, Y., et al.
Published: (2014) -
ULTRA ENERGY-EFFICIENT SUB-/NEAR-THRESHOLD COMPUTING: PLATFORM AND METHODOLOGY
by: ZHAO WENFENG
Published: (2014) -
V t balancing and device sizing towards high yield of sub-threshold static logic gates
by: Pu, Y., et al.
Published: (2014) -
Near-threshold processor design techniques for power-constrained computing devices
by: Zhou, Jun, et al.
Published: (2019) -
A 0.7-V 17.4-μ W 3-lead wireless ECG SoC
by: Khayatzadeh, M., et al.
Published: (2014)