POWER-AWARE TECHNOLOGY MAPPING AND ROUTING FOR DUAL-VT FPGAS
Master's
Saved in:
Main Author: | LOKE WEI TING |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/32500 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
A power and cluster-aware technology mapping and clustering scheme for dual-VT FPGAs
by: Loke, W.T., et al.
Published: (2014) -
Library-Based Placement and Routing in FPGAs with Support of Partial Reconfiguration
by: Mao, Fubing, et al.
Published: (2016) -
Architectures and EDA for 3D FPGAs
by: HOU JUNSONG
Published: (2014) -
PARALLEL ROUTING FOR FIELD PROGRAMMABLE GATE ARRAYS
by: HOO CHIN HAU
Published: (2018) -
Robustness-driven energy-efficient ultra-low voltage standard cell design with intra-cell mixed-Vt methodology
by: Zhao, W., et al.
Published: (2014)