Realizing live sequence charts in SystemVerilog
10.1109/TASE.2007.41
Saved in:
Main Authors: | Wang, H.H., Sun, J., Qin, S., Dong, J.S. |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Conference or Workshop Item |
Published: |
2013
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/40009 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Realizing live sequence charts in system verilog
by: WANG, Hai H., et al.
Published: (2007) -
Modeling of PCI with SystemVerilog
by: Chithambaram Shaalini.
Published: (2008) -
Model checking live sequence charts
by: Sun, J., et al.
Published: (2013) -
System Verilog for Verification
by: Spear, Chris
Published: (2017) -
Automated scripts for testing verilog designs with iVerilog
by: Ng, Gary Jia Hao
Published: (2015)