An automatic mapping from Statecharts to Verilog
Lecture Notes in Computer Science
Saved in:
Main Authors: | Tran, V.-A.V., Qin, S., Chin, W.N. |
---|---|
Other Authors: | SINGAPORE-MIT ALLIANCE |
Format: | Conference or Workshop Item |
Published: |
2013
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/43326 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Automatic mapping of statechart into verilog
by: TRAN VU VIET ANH
Published: (2010) -
Mapping statecharts to verilog for hardware/software co-specification
by: Qin, S., et al.
Published: (2013) -
From Statecharts to Verilog: A formal approach to hardware/software co-specification
by: Qin, S., et al.
Published: (2013) -
The equivalence of statecharts
by: Long, Q., et al.
Published: (2014) -
Automated scripts for testing verilog designs with iVerilog
by: Ng, Gary Jia Hao
Published: (2015)