The design of a sub-nanojoule asynchronous 8051 with interface to external commercial memory
10.1109/ASICON.2009.5351262
Saved in:
Main Authors: | Xue, C., Cheng, X., Guo, Y., Lian, Y. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/51258 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Design of a low-power dual-rail asynchronous 8051 microcontroller
by: XUE CHAO
Published: (2011) -
Security analysis of asynchronous-logic QDI cell approach for differential power analysis attack
by: Ho, Weng-Geng, et al.
Published: (2017) -
High Performance Low Overhead Template-based Cell-Interleave Pipeline (TCIP) for Asynchronous-Logic QDI Circuits
by: Ho, Weng-Geng, et al.
Published: (2016) -
Design of asynchronous dynamic pipelined floating point arithmetic circuits
by: Benjawan Trabenpreuk
Published: (2006) -
Asynchronous quantized control of piecewise-affine systems
by: Ning, Zepeng, et al.
Published: (2023)