Sample-and-hold circuit with dynamic switch leakage compensation
10.1049/el.2013.2092
Saved in:
Main Authors: | Zou, L., Pathrose, J., Chai, K.T.C., Je, M., Xu, Y.P. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/57325 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Constant offset sample-and-hold CMOS switching circuit
by: Yong, Y.K., et al.
Published: (2014) -
A Novel Integrated CMOS Switch Circuit for High Precision Sample-and-Hold Technique
by: Li, M.F., et al.
Published: (2014) -
A time-domain smart temperature sensor without an explicit bandgap reference in SOI CMOS operating up to 225°C
by: Pathrose, J., et al.
Published: (2014) -
High temperature bandgap reference in PDSOI CMOS with operating temperature up to 300°C
by: Pathrose, J., et al.
Published: (2014) -
Analysis and design of a CMOS sample-and-hold circuit for biomedical applications
by: Shiv Kumar Mishra.
Published: (2011)