An area-efficient partially reconfigurable crossbar switch with low reconfiguration delay
10.1109/FPL.2012.6339136
Saved in:
Main Authors: | Hoo, C.H., Kumar, A. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/69284 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
A fast reconfigurable and area efficient encryption engine using partial reconfiguration
by: Ye, Z., et al.
Published: (2014) -
An area-efficient dynamically reconfigurable spatial division multiplexing Network-on-Chip with static throughput guarantee
by: Yang, Z.J., et al.
Published: (2014) -
PARTIALLY RECONFIGURABLE HETEROGENEOUS MULTI-PROCESSOR SYSTEMS ON-CHIP
by: NGUYEN DUY ANH TUAN
Published: (2017) -
An End-to-End Multi-Standard OFDM Transceiver Architecture Using FPGA Partial Reconfiguration
by: Pham, Thinh Hung, et al.
Published: (2018) -
Reconfigurable multiband SAW filters for LTE applications
by: Lu, X., et al.
Published: (2014)